Fall2000Exam1a

Fall2000Exam1a - ECE 2030 Test 1 Fall 2000 Dr. Heck This is...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 2030 Test 1 Fall 2000 Dr. Heck This is a closed book, closed notes test. No calculators are allowed. You have 50 minutes to complete the test. Please show all of your work. Please abide by the Georgia Tech academic honor code. Violations will be handled in the appropriate manner. Name: _________________________________ Problem Possible Points Score 1 10 2 20 3 25 4 35 5 10 Total 100
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Problem 1 (10 Points): Write concise, clear answers. a) Why do we use both n-type and p-type transistors when building circuits to implement digital logic? b) What is the benefit of using Mixed Logic for gate design?
Background image of page 2
Problem 2 (20 Points): Complete the following switch level circuit and give the corresponding simplified Boolean algebra expression: OUT = __________________________________________________ A B D C +V OUT
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Problem 3 (25 points): Suppose D C ) B A ( F + + = , a) Create a switch level implementation for F using n-type and p-type transistors. Assume that both the inputs and their complements are available. Your design should contain no shorts and no floats.
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 6

Fall2000Exam1a - ECE 2030 Test 1 Fall 2000 Dr. Heck This is...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online