Fall2000Exam1b_Solutions - ECE 2030 Test 1 Fall 2000 Dr....

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 2030 Test 1 Fall 2000 Dr. Heck This is a closed book, closed notes test. No calculators are allowed. You have 50 minutes to complete the test. Please show all of your work. Please abide by the Georgia Tech academic honor code. Violations will be handled in the appropriate manner. Solutions
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Problem 1 (10 Points): Write concise, clear answers. a) Why do we use both n-type and p-type transistors when building circuits to implement digital logic? n-type and p-type transistors are not ideal switches. n-type is good at pulling low while p-type is good at pulling high. Using both compensates for the nonideal behavior. b) What is the purpose of using Karnaugh maps? It helps to simplify expressions so that we implement the expressions with fewer transistors.
Background image of page 2
Problem 2 (20 Points): Complete the following switch level circuit and give the corresponding simplified Boolean algebra expression: D B A OUT + = +V D A B C A B D OUT
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Problem 3 (25 points): Suppose ( 29 B C D A F + + = , a)
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 10/26/2011 for the course ECE 2030 taught by Professor Wolf during the Spring '07 term at Georgia Institute of Technology.

Page1 / 6

Fall2000Exam1b_Solutions - ECE 2030 Test 1 Fall 2000 Dr....

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online