{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Fall2000Test 2 - ECE 2030 Test 2 Fall 2000 Dr Heck This is...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 2030 Test 2 Fall 2000 Dr. Heck This is a closed book, closed notes test. No calculators are allowed. You have 50 minutes to complete the test. Please show all of your work. Please abide by the Georgia Tech academic honor code. Violations will be handled in the appropriate manner. Name: _________________________________ Problem Possible Points Score 1 10 2 30 3 30 4 10 5 20 Total 100
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Problem 1 (10 Points): a) Implement the following logic using a decoder and OR gates. C B A BC A G , C ) B A ( F + = + = b) Complete the timing diagram for the following circuit. S 1 S 0 OUT D 0 = 0 D 1 = 1 D 2 = 0 D 3 = 1 OUT S 1 S 0 4 to 1 MUX
Background image of page 2
Problem 2 (30 Points): a) Convert the following 5 bit 2’s complement numbers from binary to decimal. 1101 10110 10011 b) Convert the following numbers from binary to hexadecimal: 10110110 1100011.01 c) Convert the following numbers from decimal to hexadecimal: 25, 15.2 d) Add the following 5-bit unsigned numbers and determine if there is an error. 1 0 1 0 1 0 1 1 1 1 0 0 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 1 Error?: d) Add the following 5-bit signed numbers and determine if there is an error.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}