# Sp04_Test1a - ECE 2030 Test 1 Spring 2004 Dr. Heck This is...

This preview shows pages 1–6. Sign up to view the full content.

ECE 2030 Test 1 Spring 2004 Dr. Heck This is a closed book, closed notes test. No calculators are allowed. You have 50 minutes to complete the test. Please show all of your work. Please abide by the Georgia Tech academic honor code. Violations will be handled in the appropriate manner. Name: _________________________________ Problem Possible Points Score 1 10 2 20 3 25 4 35 Total 100

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Problem 1 (20 points): In each case, create a switch level implementation for F using n-type and p-type transistors. Assume that both the inputs and their complements are available. Your design should contain no shorts and no floats. a) ABC F = b) ) ( D C AB F + =
Problem 2 (30 Points): Implement the following logical expressions using a gate level design. Use mixed logic for the design procedure. In each case, state the number of transistors used for the design. a) ) ( AD C B A F + + = , implement using NAND gates and NOT gates b) Z W XY F + = , implement using NOR gates and NOT gates

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Problem 3 (30) Use a Karnaugh map to find the simplest SOP expression for each of the following expressions.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 10/26/2011 for the course ECE 2030 taught by Professor Wolf during the Spring '07 term at Georgia Institute of Technology.

### Page1 / 6

Sp04_Test1a - ECE 2030 Test 1 Spring 2004 Dr. Heck This is...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online