This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: b) Draw the schematic of a 1 to 2 DEMUX using transmission gates and inverters. c) Complete the timing diagram for the following circuit. OUT S 0 S 1 4 to 1 MUX S 0 S 1 OUT D 3 = 1 D 2 = 0 D 1 = 0 D = 1 Problem 4 (25 Points): a) Complete the timing diagram for the following circuit. Assume that all initial stored bits are zero. L L φ 1 OUT φ 2 IN OUT IN φ 2 φ 1 b) Complete the timing diagram for the following circuit. Assume that all initial stored bits are zero. WE B A 2 to 1 MUX L L φ 1 OUT φ 2 IN OUT A WE IN φ 2 φ 1 Problem 5 (10 Points): Fill in the truth table for the following priority encoder: D 1 >D 2 >D >D 3 D 3 D 2 D 1 D 0 A 1 A 0 V...
View
Full Document
 Spring '07
 WOLF
 timing diagram, A Closed Book, Pallavolo Modena, initial stored bits

Click to edit the document details