This preview shows pages 1–6. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: b) Draw the schematic of a 1 to 2 DEMUX using transmission gates and inverters. c) Complete the timing diagram for the following circuit. OUT S 0 S 1 4 to 1 MUX S 0 S 1 OUT D 3 = 1 D 2 = 0 D 1 = 0 D = 1 Problem 4 (25 Points): a) Complete the timing diagram for the following circuit. Assume that all initial stored bits are zero. L L 1 OUT 2 IN OUT IN 2 1 b) Complete the timing diagram for the following circuit. Assume that all initial stored bits are zero. WE B A 2 to 1 MUX L L 1 OUT 2 IN OUT A WE IN 2 1 Problem 5 (10 Points): Fill in the truth table for the following priority encoder: D 1 >D 2 >D >D 3 D 3 D 2 D 1 D 0 A 1 A 0 V...
View
Full
Document
This note was uploaded on 10/26/2011 for the course ECE 2030 taught by Professor Wolf during the Spring '07 term at Georgia Institute of Technology.
 Spring '07
 WOLF

Click to edit the document details