Spring2001Final

Spring2001Final - ECE 2030 Final Exam Spring 2001 Dr Heck...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECE 2030 Final Exam Spring 2001 Dr. Heck • This is a closed book, closed notes test. No calculators are allowed. • You have 2 hours and 50 minutes to complete the test. • There will be NO PARTIAL CREDIT . Please check all of your answers carefully. • Please abide by the Georgia Tech academic honor code. Violations will be handled in the appropriate manner. Name: _________________________________ Mark your answers on the answer sheet (last page). Problem 1 (15 points) Mark True or False for each of the following statements: Part A) A divide by 10 counter counts to 10 and then resets. Part B) Mixed logic is a method for efficiently designing circuits at the transistor level. Part C) Transistors are ideal switches. Part D) ( ) D C B A CD B A + + = + Part E) The following timing diagram is valid for the following register. Assume that the register has nonoverlapping clocks and that it starts out with zero stored bits. IN WE RE OUT R φ 2 φ 1 IN RE WE OUT Problem 2 (6 Points): Consider the mixed logic design of a circuit shown below. F E D C B A Part A) Give the expression at Point F. Do not simplify it. Part B) How many transistors are in the circuit? Problem 3 (3 Points) Give the simplest expression for the output. All inputs that are not included in the table correspond to “don’t care” situations. A B C D OUT 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 1 0 0 0 0 1 0 1 1 0 1 1 0 0 1 0 0 0 0 1 0 0 1 1 1 0 1 0 0 1 1 0 1 1 1 1 1 1 1 Problem 4 (15 Points) Consider the memory system shown below made from 8 Million × 8 bit word memory chips. Decoder msel A B D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0 D1 D2 D3 D4 D5 D6 D7 ADDR CS D0...
View Full Document

{[ snackBarMessage ]}

Page1 / 13

Spring2001Final - ECE 2030 Final Exam Spring 2001 Dr Heck...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online