Spring2005Finalb - ECE 2030 Final Exam Spring 2005 Dr. Heck...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 2030 Final Exam Spring 2005 Dr. Heck This is a closed book, closed notes test. No calculators are allowed. You have 2 hours and 50 minutes to complete the test. There will be NO PARTIAL CREDIT on Problems 1-7. Please check all of your answers carefully. Please abide by the Georgia Tech academic honor code. Violations will be handled in the appropriate manner. Name: _________________________________ Mark your answers for Problems 1-7 on the answer sheet (last page).
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Problem 1 (12 Points): Mark true or false on each of these. Assume that the enable =1 for any device that needs it. Part A) An input/output mapping for a 4 to 1 mux is shown below A 3 A 2 A 1 A 0 S 1 S 0 Out 1 0 1 1 0 0 1 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 1 0 0 1 0 0 Part B) The truth table for a priority encoder is shown below. D 3 D 2 D 1 D 0 A 1 A 0 V 0 1 0 0 1 0 1 1 0 0 0 1 1 1 0 0 0 1 0 0 1 0 0 1 0 0 1 1 all other combinations x x 0 Part C) A 5 bit shifter needs exactly 5 muxes to implement it. Part D) A valid timing diagram for a register is shown below. Assume that all initial stored bits are zero.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 10/26/2011 for the course ECE 2030 taught by Professor Wolf during the Spring '07 term at Georgia Institute of Technology.

Page1 / 13

Spring2005Finalb - ECE 2030 Final Exam Spring 2005 Dr. Heck...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online