This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: 1 University of Massachusetts Department of Electrical and Computer Engineering ECE 323 Electronics I Fall 2010 Problem Set 8: Dynamics of Switching Transistors Problem 1: In this problem you will estimate the time delay through a CMOS inverter using two different sets of equations for the devices in the inverter. The first set of equations is the classic long channel equations that we have been using all along in this course, equations 10.14 and 10.15 in Sedra and Smith and their PMOS counterparts. These are not accurate for the short channel devices used in current technology. A more accurate set is given below. Use the technique described in Sec. 10.2.3 of Sedra and Smith (specifically Eq. 10.17) to determine the propagation delay, first using long channel equations and then using the equations below. Remember, τ p = ( τ pHL + τ pLH )/2 so you need to use equations for NMOS for pull-down and PMOS for pull-up. Compare the propagation delay calculated using the long channel equations to the delay calculated using the...
View Full Document
This note was uploaded on 10/27/2011 for the course ECE 323 taught by Professor Oliai during the Fall '07 term at UMass (Amherst).
- Fall '07