ARM.SoC.Architecture

It also avoids separate instruction and data memories

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: f the processor alone since the memory system power is now included as well as the power consumed by the processor core itself. Table 14.5 AMULET3H characteristics. 825,000 MIPS 21mm2 Power none MIPSAV Process Metal layers 0.35 urn Transistors 100 215 mW 3 Core area 3.3V Clock Vdd 465 Figure 14.14 DRACO die plot. It can be seen that the AMULET3H subsystem is competitive with the equivalent clocked ARM systems in terms of performance and power-efficiency. It has the 396 The AMULET Asynchronous ARM Processors advantages of better electromagnetic interference and system power management properties. Against these advantages must be weighed the present shortcomings in the available tool support for asynchronous design. DRACO applications The DRACO chip can be used in a number of telecommunications applications. A typical application is a combined ISDN terminal and DECT base-station which would enable a number of users to communicate with each other using cordless DECT handsets and to connect to the telecommunications network via the ISDN line or a cordless ISDN network terminator. The principal target market for the chip is in cordless DECT data applications. A plot of the DRACO silicon layout is shown in Figure 14.14 on page 395. The AMULET3H asynchronous subsystem occupies the bottom half of the core area; the synchronous telecommunications peripherals occupy the top half. First silicon was fabricated early in 2000. DRACO silicon 14.7 A self-timed future? Although AMULET3 will be used commercially the AMULET programme has, so far, been primarily of a research nature, and there is no immediate prospect of the AMULET cores replacing the clocked ARM cores in widespread use. However, there is a resurgence of world-wide interest in the potential of asynchronous design styles to save power, to improve electromagnetic compatibility, and to offer a more modular approach to the design of computing hardware. The power savings which result from removing the global clock, leaving each subsystem to...
View Full Document

Ask a homework question - tutors are online