ARM.SoC.Architecture

Vram video random access memory a form of dram with

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: el shifter 92-3 base plus index addressing 17 base plus offset addressing 17, 58--9 base plus scaled index addressing 17 base registers 17, 56 BBC microcomputer 36 Berkeley RISC designs 37 big-endian 41, 105-6, 157 binary notation 154,400-1 bit 400-1 bit-wise logical operations 51 bitfields 157 block copy addressing 61-3 Bluetooth 355-60 Boolean algebra 154,400 boundary scan test architecture 226-32 branch instructions 63, 66, 84-5 Branch and Branch with Link 113-15 Branch, Branch with Link and eXchange 115-17 conditional branches 63-4 delayed branches 24, 37-8 Thumb instruction set 191-4 breakpoint instruction 140-1,200-1 buffers control 308 hit-under-miss support 341 jump trace buffer 382-3 write buffers 308, 321-2, 333^, 336, 339, 342 buses 216-20 AHB (Advanced High-performance Bus) 217,220 AMBA (Advanced Microcontroller Bus Architecture) 216-20, 232 APB (Advanced Peripheral Bus) 217, 219-20 arbitration 217-18 ARM7TDMI 253 ARM1020E 342 ASB (Advanced System Bus) 217 MARBLE on-chip bus 392 modes 219 SA-1100 370 signals 208 test interface 219 transfers 218 byte ordering 157 C compiler 19-20,44 C functions 176 cache 269, 272-83, 308 AMULET2e 384-5 ARM3 279-82 ARM600 282-3 ARM710T 318-20 ARM920T 335-6 ARM940T 337-9 ARM946E-S 339^0 ARM1020E 341 associativity 344--5 controls 308 direct-mapped 273-5 double-bandwidth 324-5 fully associative 277-8 Harvard 272 hit rate 273 input/output interactions 313-14, 314-15 line of data 273 line length 345 memory bandwidth 344 miss rate 273 organization 273 performance metrics 273 power efficiency 320 primary role of 317 set-associative 275-7 speeds 320 StrongARMSA-110 332,333 unified 272, 280 virtual and physical 287-8 write strategies 278, 345 callee-saved registers 178 caller-saved registers 178 CAM (content addressed memory) 277, 281-2 carry arbitration adder 91--2 carry look-ahead adder 88, 89 carry-save adder 94 carry-select adder 88-9, 90 chaining 235 characters 156, 157 chunked stack model 182 CISC (Complex Instruction Set Computers) 20 clocking scheme 86 clocks 26-7,351,402 ARM10TDMI 263-5 ARM7TDMI 249 ARMS 256 clock skew 375 self-timed design 375--7 CMOS technology 4,28-31 codec 350 combinatorial logic 402 comparison operations 52 compilers 19-20,44,333 Complex Instruction Set Computers (CISCs) 20 computer architecture 2 computer logic 399 computer organization 2 condition codes 18, 53-5, 112 Index 415 condition mnemonics 111--12 conditional branches 18,63-4 conditional execution 65, 111-12 conditional state...
View Full Document

This document was uploaded on 10/30/2011 for the course CSE 378 380 at SUNY Buffalo.

Ask a homework question - tutors are online