ARM.SoC.Architecture

Number of addresses 14 16 413 414 index arm procedure

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ments 170-2 content addressed memory (CAM) 277, 281-2 context switching 167-8, 310-11 control flow instructions 17-18,63-8 control logic 10-11, 209-11 control structures 99-100 coprocessors architecture 101 ARM system control coprocessor 293--4 data operations 136-7,137-8 data transfers 138-9 FPA10 168-8, 360-1 handshake 101 instructions 136-7 interfaces 101-3, 254, 261 Piccolo coprocessor 240 register transfers 139-40 VFP10 168, 342-3 copy-back 278 cores see processor cores count leading zeros (CLZ) 124-5 counter-timers 222 CP15 MMU registers 294-7,298-302 CPSR (Current Program Status Register) 40 CPU cores see processor cores cross-development toolkit 43--4 D-type latches 402-3 data aborts 144-7 data alignment 183 data cache 332 data forwarding 80-1 data operations 136-7 data processing instructions 50-5, 82,119-22, 195-7 data registers 227 datastorage 183 data transfer instructions 55-63, 82^t, 102, 125-30, 136 coprocessor data transfers 138--9 Thumb instruction set 198-200 datatypes 105, 153-63 FPA10 data types 163-8,360-1 VFP10 168,342-3 datapath design 9-10 datapath layout 98-9 datapath operation 10 datapath timing 86-7 debug comms 236 debugging 232-6,233, 253^t embedded trace macrocell 237-9 VWS22100 GSM chip 355 decimal numbers 153 decode logic 388-9 decoders 99-100 delayed branches 24, 37-8 demand-paged virtual memory 287 denormalized numbers 160 design for test see testing design trade-offs 19-24 desktop debugging 232-3 destination of results 14 development tools 43--7 device drivers 315 digital radio 359-60 Digital Signal Processing (DSP) 18, 239-40, 352-3 Direct Memory Access (DMA) 312-13 direct-mapped cache 273-5 DMA (Direct Memory Access) 312-13 domains 302-3 double precision numbers 161 double-bandwidth cache 324-5 double-bandwidth memory 257 do..while loops 174 DRACO telecommunications controller 390-6 DRAM (dynamic random access memory) 213-14, 215, 272 DSP (Digital Signal Processing) 18, 239-40, 352-3 dynamic instruction frequency 21 early aborts 146 edge-triggered latches 403 electromagnetic interference 375, 391 electronics technology 2 embedded applications 347 embedded debugging 233 embedded systems 144, 293 embedded trace macrocell 237-9 Embedded-ICE 230,234-6 emulator (ARMulator) 44, 45-6, 225 endianness 41, 106-7, 157 enumerated data types 157 Ericsson 355--60 exceptions 107-11, 191 execution 82-5 exponent bias 160 expressions 168-70 extended packed decimal numbers 162 extensions 13 external memory interface 392--3 EXTEST (J...
View Full Document

Ask a homework question - tutors are online