Counter-Reg.pptx

Counter-Reg.pptx - EE 2730 Fall 2009 Registers &...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 2730 Fall 2009 Chapters 7.8 — 7.11 EE 2730 - Fall 2009
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
D Flip-Flop as a Memory cell o No change, except at triggering edge of clock n Keeps memory contents saved o On triggering edge, saves the value of D in the memory n Triggering edge allows writing into the memory o 1-bit of storage – 1-bit register EE 2730 - Fall 2009 D Q clk
Background image of page 2
Registers o 1-bit register o 4-bit register n 4 flip flop n Tied to a common clock (synchronous) n Holds 4-bit data o n -bit register EE 2730 - Fall 2009 D Q clk D 0 Q 0 clock D Q clk D Q clk D Q clk D 1 D 2 D 3 Q 1 Q 2 Q 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
D Flip-Flop as Delay Element o On clock, input moves to output o What is at the input at the present time, is at the output at the next time o Output is the same as the input with a one clock delay EE 2730 - Fall 2009 D Q clk d 0 x x 1
Background image of page 4
Shift Register o Shift register can be used to n Enter serial data n Extract data serially n Windowing n Arithmetic operations EE 2730 - Fall 2009 D Q Q Clock D Q Q D Q Q D Q Q In Out Q 1 Q 2 Q 3 Q 4 t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 1 0 1 1 1 0 0 0 0 1 0 1 1 1 0 0 0 0 1 0 1 1 1 0 0 0 0 1 0 1 1 1 0 0 0 0 1 0 1 1 Q 1 Q 2 Q 3 Q 4 Out = In
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Shift Register o Right shift n 1000 n 0100 n 0010 n 0001 EE 2730 - Fall 2009 D Q Q Clock D Q Q D Q Q D Q Q In Out Q 1 Q 2 Q 3 Q 4
Background image of page 6
Shift Register o Right shift o Left shift n 0001 n 0010 n 0100 n 1000 EE 2730 - Fall 2009 D Q Q Clock D Q Q D Q Q D Q Q In Out Q 1 Q 2 Q 3 Q 4 D Q Q Clock D Q Q D Q Q D Q Q In Out Q 1 Q 2 Q 3 Q 4
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Shift Register o Right shift o Left shift o Right rotate n a b c d n d a b c n c d a b n b c d a n a b c d EE 2730 - Fall 2009 D Q Q Clock D Q Q D Q Q D Q Q In Out Q 1 Q 2 Q 3 Q 4 D Q Q Clock D Q Q D Q Q D Q Q In Out Q 1 Q 2 Q 3 Q 4 D Q Q Clock D Q Q D Q Q D Q Q In Out Q 1 Q 2 Q 3 Q 4
Background image of page 8
Shift Register o Right shift o Left shift o Right rotate o Left rotate n a b c d n b c d a n c d a b n b c d a EE 2730 - Fall 2009 D Q Q Clock D Q
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 11/01/2011 for the course EE 2730 at LSU.

Page1 / 40

Counter-Reg.pptx - EE 2730 Fall 2009 Registers &...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online