Proj3 - Project #3 Use an HDL (like VHDL or Verilog) to...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Project #3 Use an HDL (like VHDL or Verilog) to design and simulate a 16-state boundary scan TAP controller with the following features: Test access port with TDI, TMS, TCK, and TDO (no TRST*) 6 cell boundary register with 3 input pins and 3 output pins (double buffered) 2 cell instruction register (double buffered) 1 cell bypass register 2 cell user-defined register for scan-based testing of the internal logic (four states implemented using two flip-flops). These are double buffered.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Project #3 The instructions are (the rightmost bit is the first one shifted in from TDI): 00 Sample/Preload 01 ExTest/InTest 10 User-defined internal scan test 11 Bypass Register names in the following diagram: BP = Bypass In = Instruction cell number n Un = User cell number n Bn = Boundary cell number n The highest n is the first bit to be shifted in and lowest n the last bit to be shifted in.
Background image of page 2
3 Project #3 In0_pin Out0_pin B 2 I n 0 O u t 0 B 3 U 0 In1_pin Out1 Out1_pin B 1 I n 1 B 4 U 1 In2_pin Out2 Out2_pin B 0 I n 2 B 5 T D I T D O B P TMS T A P C o n t . I 0 I 1 C L K T C K ( s y s t e m c l o c k )
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 11/01/2011 for the course ECE 631 at Boise State.

Page1 / 6

Proj3 - Project #3 Use an HDL (like VHDL or Verilog) to...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online