test-ii - YNW%jE;awfl” Boise State University Department...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: YNW%jE;awfl” Boise State University Department of Electrical and Computer Engineering ECE 230 Digital Systems Test 2, Date: April 6, 2009, Location: ET 110, Time: 1:40pm to 2: 0pm -/ Name: Instructions: Show all steps and logic circuits for full or partial credits. It is very important that you write clearly, so that your test can be graded appropriately and fairly. This is a closed book and closed notes test. ABSOL U T EL Y N 0 calculator. ,. Maw Ma 2% it WC)” 1. (15 points) Complete the following using 8-bit signed number (usin 2’s complement) representation. You need to indicate whether arithmetic overflow occurs. What is the range of 8—bit signed number using 2’scgjiplement 2!] number representation? w 3 L U0 if 2 ‘ [k a (a) l 0 C} '5‘ \ C} A a 2‘) l ’53 E?) w I. a (-3310) c \ 5:» W \ ¢\_2 M m» , fk®fix “Wesdflfiw’ iyl kwfifiikooGKQ E: “W - ~o!50€@\ 2 :3..er / W 7 ' i” as . BloC‘Q/whx ((m %,l:+r g,h1' " t:: l¥%gy & be fix Kx\ -figfifi 00%?0&? t w,§}x +\CH\lQUl { i ‘ / W) {it}; ' ‘ wcl “Howl ' I \\ \K“) Mr .,g%r—3lfl 2433f New“ - "0 1100411 . JV em m“ . on" °~ ,‘ WM W?) -1 010010 « WM» ‘03 _ w rugs km???” ,\1% i K\\b\0\ / 2. (10 points) Short answers and fill in the blanks. V 3m a. What is the key di f rence between a half-adder and full-adder? my v6 b. Latch is \W sensitive. c. Flip~flop is ‘ se sitive. d. A multiplexer circuit h s a number of 420315 inputs, one or more select inputs, and output. e. Why is 2’3 complement better for im le enting arithmetic logics than 1’5 comp ment?‘ ‘ w; l ’ ’ ,t t l v , ’ “a w ’ l m QG’WM’WM I M“; aw ammo» 0 art W3? M” o k « ' wamfi % flVMQ l 3%? WA 3. (10 points) Show how the functionf= W2 +W‘W3 +w,w2 can be realized using Act 1 logic blocks (Act l logic block is shown). Note that there are no NOT gates in the chip; hence complements of signals have to be generated using the multiplexers in the logic block. .. m a. ( M k M N 1 i I l 1 N5 WM M. C} 1'2 “27:; {xii Ejgbt +V‘Jg\53)\ 0%“ Ni I. l 1 ’7’ v1 Wig-‘13 ‘j H i D gig/la l 1 4 raw-1 M ‘ LlJRLt/lwkw‘glog 3% VJ; J U u [LIL *0 3 till ll Li" "X “a so Ob 5. (15 points) Design a comparator logic circuit that compares two 4—bit binary numbers (A and B). This comparator logic only has 1—bit output (called AltB, A less than B). When A < B, AltB = 1. Otherwise, AltB = O. 2 of2 ...
View Full Document

This document was uploaded on 11/01/2011 for the course ECE 230 at Boise State.

Page1 / 4

test-ii - YNW%jE;awfl” Boise State University Department...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online