Lecture1

Lecture1 - ECE165: ECE165: Digital Integrated Circuits...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
CE165: Digital Integrated Circuits ECE165: Digital Integrated Circuits structor: James Buckwalter Instructor: James Buckwalter Office: 3205 mail: uckwalter@ece ucsd edu Email: buckwalter@ece.ucsd.edu Webpage: https://sites.google.com/a/eng.ucsd.edu/ece-165/ TA: Hasan Faraby hfaraby@ucsd.edu Sean (Wei) Wang wew010@ucsd.edu ECE165 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ourse Description Course Description LSI digital systems VLSI digital systems. Circuit characterization Performance estimation and optimization Circuits for alternative logic styles and clocking schemes. Subsystems include ALUs, memory, processor arrays, and PLAs. echniques for gate arrays standard cell and custom Techniques for gate arrays, standard cell, and custom design. Design and simulation using CAD tools. tudents who have taken CSE 143 may not take ECE 165 (Students who have taken CSE 143 may not take ECE 165 for credit.) Prerequisite: ECE 108 with a grade of C– or better. ECE165 2
Background image of page 2
cope Scope esign of Digital Integrated Circuits Design of Digital Integrated Circuits Analysis: Hand calculations with real transistor models Simulation: Verification of predictions with Spectre simulator Layout: Design techniques for standard cells using Virtuoso editor. Verification: Extraction and simulation of post- yout circuits layout circuits. Systems: Functional simulation with descriptive languages such as Verilog. ECE165 3 If you want more…take the CSE course!
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
rading Grading 15% Homework 15% Homework – 6 assigned, due weekly – 6 assigned, due weekly 35% Laboratories – 15% Weekly labs 15% Laboratories 40% Midterms – 20% Projects 20% Midterm – Week 4 – Week 8 – Week 6 30% Final 30% Projects – 10% Week 5 ECE165 4 – 20% Due Finals
Background image of page 4
chedule Schedule ectures: Lectures: Warren Lecture Hall 2205 T,Th 11AM-12:30PM Office Hours: EBUI 3205 T,Th 1-2PM. HARD STOP AT 2PM Discussion: eterson Hall 103 W 3 :50PM Peterson Hall 103 W 3–3:50PM Laboratories EBUI 5706 Midterm: May 5 th in Class Final: une 7 1:30AM :30PM TBA ECE165 5 June 7 th 11:30AM -2:30PM, TBA
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ollaboration Policy Collaboration Policy Limited collaboration among students on the homework problems is ncouraged Such collaboration may include verbal discussion of problems and encouraged. Such collaboration may include verbal discussion of problems, and the use of scratch paper or writing boards to discuss concepts and approaches to solving specific problems. It is also OK for students to verbally compare the final answers obtained for a given problem as a method of checking their work. However, if you collaborate with others, please list the names of all those with hom you collaborated at the top of each solution set you hand in. he whom you collaborated at the top of each solution set you hand in. The following academic honesty rules should be considered in force at all times: Never show any draft of a homework solution to another student in the class until after the homework due date and after that person has handed in his/her own solution set.
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 39

Lecture1 - ECE165: ECE165: Digital Integrated Circuits...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online