timers - CSE 380 The 32-bit Timer Overview Two Timers Timer...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
CSE 380 The 32-bit Timer Overview Two Timers Timer 0 Timer 1 Interrupts Generated by F TOUT and Count Both values can be set be individually set for each timer Interrupt Sources Timer 0 Bit 10 Timer 1 Bit 11 Two Modes Per Timer Interval Toggle Modes Interval Mode One-shot pulse when timeout occurs F TOUT = F MCLK / Timer Data Value Toggle Mode Continuous toggling whenever a timeout occurs F TOUT = F MCLK / (2 * Timer Data Value) Timeout Tout F Timeout Tout F
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Operation Additional Information F MCLK = 50 MHz Timer Operation Load base register (Timer Data) Enable timer Value loaded into count register Count register decremented When count register reaches 0, interrupt generated Base value is reloaded Timer continues decrementing Base values (timer data register) can only be reloaded when the timer is disabled If timer is halted while running, base value not automatically reloaded Registers Timer Mode Register (TMOD) Address 0x3FF6000 Function Controls operation of timers Timer 0 Timer 1 Details
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 11/03/2011 for the course CSE 379 at SUNY Buffalo.

Page1 / 3

timers - CSE 380 The 32-bit Timer Overview Two Timers Timer...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online