mult-div

mult-div - CSE 341 Timing Multiplication Division Critical...

This preview shows pages 1–5. Sign up to view the full content.

CSE 341 Critical Path Discussion c Delay h Dependent upon inputs c Critical Path h Worst case scenario c Temporal Dependence of Delay h Delays are also dependent upon the previous set of inputs a State of Circuit c The delay through the circuit is NOT always equal to the critical path delay h It might be less, but NEVER greater than the critical path delay! c Example #1 h Consider a unit gate delay through the following circuit h Critical Path a Notice how there are multiple critical paths C This is not always the case h Timing Diagram a Notice the glitch y z x w v F y z x w v F v w x y z F Time 1 0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Implementation #1 c Flowchart c Circuit Multiplicand Multiplier Product x n m n m bits x bits = ( + ) bits Test Multiplier0 32nd Repetition ? Multipler0 = 0 No Yes Multipler0 = 1 Multipler0 refers to LSB in Multiplier Product := Multiplicand + Product Right Shift Multiplier 1 bit Left Shift Multiplicand 1 bit Start Done Multiplicand Multiplier Product Shift Left Shift Right 64 bits 32 bits 64 bits Write 64-bit ALU Control Test Derived from David A. Patterson and John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface , 4 th edition, Elsevier, 2009, Figure 3.5, page 232 David A. Patterson and John L. Hennessy, Computer Organization and Design:
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 17

mult-div - CSE 341 Timing Multiplication Division Critical...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online