Computer - OUTPUT ADDR[15.0 OUTPUT ROM_Enable OUTPUT RAM_Enable OUTPUT CLOCK OUTPUT ROM_OUT[7.0 OUTPUT RAM_RD_EN OUTPUT RAM_WR_EN OUTPUT

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Date: November 10, 2010 //mil.ufl.edu/ems/eel/3701/gcpu/gcpu-f10/computer.bdf Project: computer Page 1 of 1 Simulation/Debug Purposes CPU External Memory Memory Map SRAM Range = $1000 to $1FFF (read/write) EPROM Range = $0000 to $0FFF (read only) File=eprom.mif File=sram.mif R_/W ADDR15 ROM_Enable ADDR12 ADDR13 ADDR14 ADDR12 ROM_Enable RAM_Enable R_/W RAM_WR_EN R_/W RAM_Enable RAM_RD_EN CLOCK MCLK MCLK ADDR[15. .0] R_/W A[7. .0] B[7. .0] X[15. .0] Y[15. .0] STATE[5. .0] IR[5. .0] ALU[7. .0] XDISP[7. .0] YDISP[7. .0] Z_FLG N_FLG MSC[3. .0] DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 ROM_OUT[7. .0] CLOCK /RESET MCLK DATA[7. .0] RAM_OUT[7. .0] DATA[7. .0] RAM_RD_En DATA[7. .0] ADDR[11. .0] RAM_WR_EN MCLK ROM_OUT[7. .0] RAM_OUT[7. .0] MCLK ADDR[11. .0] ADDR13 ADDR14 ADDR15 RAM_Enable VCC /RESET INPUT VCC MCLK INPUT N_FLG OUTPUT MSC[3. .0] OUTPUT Z_FLG OUTPUT IR[5. .0] OUTPUT YDISP[7. .0] OUTPUT STATE[5. .0] OUTPUT ALU[7. .0] OUTPUT XDISP[7. .0] OUTPUT Y[15. .0] OUTPUT A[7. .0] OUTPUT B[7. .0] OUTPUT X[15. .0] OUTPUT R_/W
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: OUTPUT ADDR[15. .0] OUTPUT ROM_Enable OUTPUT RAM_Enable OUTPUT CLOCK OUTPUT ROM_OUT[7. .0] OUTPUT RAM_RD_EN OUTPUT RAM_WR_EN OUTPUT RAM_OUT[7. .0] OUTPUT VCC DATA[7. .0] BIDIR AND2 32 BAND4 31 NOT 36 BAND4 37 NOT 5 AND2 inst7 TRI inst4 PRN CLRN T Q TFF inst3 VCC VCC VCC PRN CLRN T Q TFF inst2 VCC AND2 inst14 TRI inst15 4096 Word(s) RAM Block Type: AUTO data[7. .0] address[11. .0] wren clock q[7. .0] altsyncram1 inst11 CLK /RESET MCLK ADDR[15. .0] R_/W A[7. .0] B[7. .0] PC[15. .0] MAR[15. .0] X[15. .0] Y[15. .0] STATE[5. .0] IR[5. .0] ALU[7. .0] ADDR_SEL[1. .0] /IR_LD XDISP[7. .0] YDISP[7. .0] ZERO_FLAG NEG_FLAG MSC[3. .0] DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 cpu inst13 Block Type: AUTO address[11. .0] clock q[7. .0] altsyncram0 inst...
View Full Document

This note was uploaded on 11/12/2011 for the course EEL 3701 taught by Professor Lam during the Fall '08 term at University of Florida.

Ask a homework question - tutors are online