ir - 34 CLRN D PRN Q DFF 14 CLRN D PRN Q DFF 13 VCC 41 VCC...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Date: November 10, 2010 //mil.ufl.edu/ems/eel/3701/gcpu/gcpu-f10/ir/ir.bdf Project: computer IR0 DATA0 CLK IR1 DATA1 IR2 DATA2 IR3 DATA3 IR4 DATA4 DATA5 IR5 IR_LD /IR_LD /RESET IR_LD IR5 IR4 IR3 IR2 IR1 IR0 Instruction Register (IR) VCC /RESET INPUT VCC CLK INPUT VCC /IR_LD INPUT VCC DATA[5. .0] INPUT IR[5. .0] OUTPUT CLRN D PRN Q DFF 45 CLRN D PRN Q DFF 44 CLRN D PRN Q DFF 35 CLRN D PRN Q DFF
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 34 CLRN D PRN Q DFF 14 CLRN D PRN Q DFF 13 VCC 41 VCC 40 VCC 33 VCC 32 VCC 10 VCC 9 MULTIPLEXER A B S Y 21mux 37 MULTIPLEXER A B S Y 21mux 36 MULTIPLEXER A B S Y 21mux 31 MULTIPLEXER A B S Y 21mux 30 MULTIPLEXER A B S Y 21mux 2 MULTIPLEXER A B S Y 21mux 1 NOT 54...
View Full Document

This note was uploaded on 11/12/2011 for the course EEL 3701 taught by Professor Lam during the Fall '08 term at University of Florida.

Ask a homework question - tutors are online