xdr_ydr - 48 VCC 47 VCC 46 VCC 27 VCC 25 VCC 17 VCC 16 VCC...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Date: November 10, 2010 //mil.ufl.edu/ems/eel/3701/gcpu/gcpu-f10/xdr_ydr/xdr_ydr.bdf Project: computer X Displacement Register (XDR) Y Displacement Register (YDR) XD0 DATA0 CLK XD1 DATA1 XD2 DATA2 XD3 DATA3 XD4 DATA4 DATA5 XD5 XD6 DATA6 XD7 DATA7 XD0 XD1 XD2 XD3 XD4 XD5 XD6 XD7 DATA0 YD0 CLK YD1 DATA1 YD2 DATA2 YD3 DATA3 DATA4 YD4 DATA5 YD5 YD6 DATA6 DATA7 YD7 YD0 YD1 YD2 YD3 YD4 YD5 YD6 YD7 /XD_LD XD_LD /YD_LD YD_LD /RESET /XD_LD /RESET /YD_LD VCC XD_LD INPUT VCC DATA[7. .0] INPUT VCC /RESET INPUT VCC CLK INPUT VCC YD_LD INPUT XD[7. .0] OUTPUT YD[7. .0] OUTPUT CLRN D PRN Q DFF 33 CLRN D PRN Q DFF 61 CLRN D PRN Q DFF 60 CLRN D PRN Q DFF 59 CLRN D PRN Q DFF 58 CLRN D PRN Q DFF 57 CLRN D PRN Q DFF 56 CLRN D PRN Q DFF 55 CLRN D PRN Q DFF 54 CLRN D PRN Q DFF 28 CLRN D PRN Q DFF 24 CLRN D PRN Q DFF 23 CLRN D PRN Q DFF 22 CLRN D PRN Q DFF 21 CLRN D PRN Q DFF 20 CLRN D PRN Q DFF 19 VCC 31 VCC 53 VCC 52 VCC 51 VCC 50 VCC 49 VCC
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 48 VCC 47 VCC 46 VCC 27 VCC 25 VCC 17 VCC 16 VCC 15 VCC 14 VCC 13 MULTIPLEXER A B S Y 21mux 29 MULTIPLEXER A B S Y 21mux 45 MULTIPLEXER A B S Y 21mux 44 MULTIPLEXER A B S Y 21mux 43 MULTIPLEXER A B S Y 21mux 42 MULTIPLEXER A B S Y 21mux 41 MULTIPLEXER A B S Y 21mux 40 MULTIPLEXER A B S Y 21mux 39 MULTIPLEXER A B S Y 21mux 38 MULTIPLEXER A B S Y 21mux 26 MULTIPLEXER A B S Y 21mux 12 MULTIPLEXER A B S Y 21mux 11 MULTIPLEXER A B S Y 21mux 10 MULTIPLEXER A B S Y 21mux 9 MULTIPLEXER A B S Y 21mux 8 MULTIPLEXER A B S Y 21mux 7 NOT 67 NOT 66...
View Full Document

This note was uploaded on 11/12/2011 for the course EEL 3701 taught by Professor Lam during the Fall '08 term at University of Florida.

Ask a homework question - tutors are online