Hw10 - pipelined design Explain why(3 What is instruction level parallelism(ILP Give a HC12 code sequence that you wrote for your Lab homework etc

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
University of Florida EEL 4744 Dr. Li Dept. of Electrical & Computer Engineering Page 1/1 Homework 10 1 Read the attached paper: PC Processor Microarchitecture A Concise Review of the Techniques Used in Modern PC Processors Write a summary (no more than 2 pages) that expresses your opinions of the following questions: (1) What are the major differences between modern PC processor architecture with that of the HC12 microcontroller you learned from this class? (2) Give several instruction examples in the HC12 ISA that are not friendly to the
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: pipelined design. Explain why. (3) What is instruction level parallelism (ILP)? Give a HC12 code sequence that you wrote for your Lab, homework etc to prove the existence of ILP. (4) Explain the basic idea of cache and branch predictor. Why they can reduce program execution time? (5) Which hardware features need to be added if you are going to design a new version of HC12 that supports out-of-order and speculative execution? (6) Explain why exploiting ILP makes processing interrupts much more difficult?...
View Full Document

This note was uploaded on 11/13/2011 for the course EEL 4744c taught by Professor Staff during the Fall '09 term at University of Florida.

Ask a homework question - tutors are online