This preview shows pages 1–3. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: transistors needed to implement each design. 5. Find a circuit using the minimum number of 4input LUTs that implements the three logic functions, below: X = (A + DF)(BC + BCE) Y = (B+CE) + (AD + AD + DF) Z = AB(C + E)(D + AF) 6. For the following circuit, assume all gates have a minimum propagation delay of 2 ns and a maximum delay of 3 ns (for both rising and falling edges). Construct a timing diagram showing the time periods where the output could be either 0 or 1 (and, thus is unknown) when B=1 and C=0. Shade this region of your diagram. 7. For the following truth table, construct a circuit with the least delay and also one with the smallest gate count. Use only inverters, 2input AND and 2input OR gates. Assume each inverter has a 1 ns delay and each AND/OR gate has a 2 ns delay. Digital Logic Homework University of Information Technology  Computer Engineering Faculty Page 3 When counting gates, each AND/OR is one (1) and each inverter is ....
View
Full
Document
 Spring '11
 KHAI

Click to edit the document details