Homework9

Homework9 - combinational circuit components: (a) an 8 bit...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Digital Logic Homework University of Information Technology - Computer Engineering Faculty Page 1 Homework9 1. Given a SRAM memory chip that is 134,217,728 x 4, answer the following questions: a. How many address and data pins does this part have? b. How many bytes of memory are in this part? c. Show how to use these chips, and any other logic necessary, to build 256MB of RAM that is 16 bits wide. Be sure to show the address, data, R/W’ and enable lines on each chip. 2. Given a SRAM with 4 bytes arranged as 4x8: a. How many of these devices would you need to make 32 bytes of memory? b. What size external decoder would you need to implement this 32 bytes of memory assuming you want the addresses to be referenced as addresses 0. .31? c. How large would the decoder need to be if you wanted to make a 32 byte memory that was 16 bits wide? 3. Specify the size of a ROM (number of words and number of bits per word) that will accommodate the truth table for the following
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: combinational circuit components: (a) an 8 bit adder-subtractor with C in and C out ; (b) A binary multiplier that multiplies two 8-bit numbers; (c) a code converter from a 4-digit BCD number to a binary number. 4. A 32K×8 RAM chip uses coincident decoding by splitting the internal decoder into row select and column select. (a) Assuming that the RAM cell array is square, what is the size of each decoder, and how many Digital Logic Homework University of Information Technology - Computer Engineering Faculty Page 2 AND gates are required for decoding an address? (b) Determine the row and column selection lines that are enabled when the input address is the binary equivalent of 21000 10 . 5. A DRAM has a refresh interval of 128 ms and has 4096 rows. What is the interval between refreshes for distributed refresh? What is the minimum number of address pins on the DRAM?...
View Full Document

This note was uploaded on 11/13/2011 for the course ECON 1 taught by Professor Khai during the Spring '11 term at MIT.

Page1 / 2

Homework9 - combinational circuit components: (a) an 8 bit...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online