{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

# Traffic_2 - EGR 277 Digital Logic File Traffic Traffic...

This preview shows pages 1–3. Sign up to view the full content.

EGR 277 Digital Logic File: Traffic.doc Traffic Light Controller Problem: Design a circuit to control a traffic light. Assume that the traffic light is at an intersection arranged as shown below. For the North/South (N/S) lanes, the signal names are as follows: R1 = Red, Y1 = Yellow, G1 = Green. Similarly, for the East/West (E/W) lanes, the signal names are R2, Y2, and G2. Assume that one light cycle takes 16 clock pulses with a clock period, T, of 7 seconds so the time for a complete cycle of all three lights is 16(7) = 112 seconds. The number of clock pulses and the length of time of each light might then be divided up as follows: Direction Light Number of pulses Time lit N/S R1 7 49 s N/S Y1 1 7 s N/S G1 8 56 s E/W R2 9 63 s E/W Y2 1 7 s E/W G2 6 42 s R2 Y2 G2 G1 Y1 R1 R1 Y1 G1 G2 Y2 R2

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Note that whenever G1 or Y1 is lit, R2 must also be lit. Similarly, whenever G2 or Y2 is lit, R1 must also be lit. If G1 and R2 turn on at count 0, then the remaining events can be illustrated by the count number as shown below.
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 4

Traffic_2 - EGR 277 Digital Logic File Traffic Traffic...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online