{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}


2000-Computer_Architecture-scanned - Computer Science...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Computer Science Comprehensive Examination Computer Architecture [60 points] This examination is open book. Please do all of your work on these sheets. Do not do your work in a blue book. Number: Problem Max Score Your Score SI The following is a statement of the Stanford University Honor Code: 3 4 TOTAL A. The Honor Code is an undertaking of the students, individually and collectively: 24 22 100 (I) that they will not give or receive aid in examinations; that they will not give or receive unpermitted aid in class work, in the preparation of reports, or in any other work that is to be used by the instructor as the basis of grading; (2) that they will do their share and. take an active part in seeing to it that others as well as themselves uphold the spirit md letter of the Honor Code. B. The faculty on its part manifests its confidence in the honor of its students by refraining from proctoring examinations and from taking unusual and unreasonable precautions to prevent the form of dishonesty mentioned above. The faculty wilI also avoid, as far as practicable, academic procedures that create temptations to violate the Honor Code. C. While the faculty done has the right and obligation to set academic requirements, the students and faculty will work together to establish optimal conditions for honorable academic work. By writing my "magic number" below, I certify that I acknowledge and accept the Honor Code.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Problem 1 : Short Answer [ 3 points each, 30 points total] A. Compared to an 8K direct-mapped cache, what type of misses will a 16K direct-mapped cache have fewer of? Circle all that apply. (a) compulsory (b) conflict (c) capacity B. Which instruction set is better able to express instruction-level parallelism? (a) An accumulator instruction set (b) A three-address general-register instruction set C. Which mean should be used to combine execution speeds expressed in instructions/sec? Circle all that apply. (a) Arithmetic mean (b) Geometric mean (c) Harmonic mean A machine with register renaming is able to reorder instructions without regard to what type of dependencies? Circle all that apply.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 8

2000-Computer_Architecture-scanned - Computer Science...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online