hw5 - EE108B Spring 2003-2004 Prof. Kozyrakis Homework #5...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EE108B Spring 2003-2004 Prof. Kozyrakis Homework #5 Due Tuesday, June 1, 5 PM in Gates 310 – NO LATE DAY!!! Work in groups of 3 students, but turn in only one HW per group. 1. (20 points) In 64-bit machines, sometimes only part of the possible virtual address space is used to keep the page table manageable. Consider a virtual memory system with the following properties: 42-bit virtual byte address 32-KB pages 40-bit physical byte address What is the total size of the page table (single-level) for each process on this machine, if the valid, protection, dirty, and use bits take a total of 4 bits and that all the virtual pages are in use? (Assume that disk addresses are not stored in the page table.) 2. (15 points) Here are a variety of building blocks used in an I/O system that has a synchronous processor-memory bus running at 200 MHz and one or more I/O adapters that interface I/O buses to the processor-memory bus. Memory system : The memory system has a 32-bit interface and handles four- word transfers. The memory system has separate address and data lines and, for writes to memory, accepts a word every clock cycle for 4 clock cycles and then takes an additional 4 clock cycles before the words have been stored and
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

hw5 - EE108B Spring 2003-2004 Prof. Kozyrakis Homework #5...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online