VHDLExam - Islamic University of Gaza Engineering faculty...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Islamic University of Gaza Engineering faculty ECOM4431:Digital Machine Design ϢϴΣήϟ΍ ϦϤΣήϟ΍ Ϳ΍ ϢδΑ Midterm exam Date: 24-11-2005 Time:90 minutes Name:Typical Solutions for the exam ID:_______________ I. State whether true or false 1. VHDL is a case sensitive language ( F ) Refer to lab1 and to textbook page 18 lines 26 and 27 2. In VHDL, syntactic and semantic errors are located during the analysis phase of the s i m u l a t i o n p r o c e s s ( T ) Refer to lab1 and to textbook page 15 lines 3 and 4 3. In VHDL it is legal to divide two values of the same physical type. ( T ) Refer textbook page 39 lines 10 and 11 4. Two types with the same type definition are considered as compatible types ( F ) Refer to textbook page 33 lines 6 and 7 5. Different enumeration types may include the same identifier as a literal and this is called o v e r l o a d i n g ( T ) Refer to textbook page 40 lines 34 and 35 6. The default value for the std_logic type is ‘X’ (i.e. Forcing unknown) ( F ) Refer to textbook page 45 lines 36 and 37 7. VHDL treats ports as signals inside an architecture of an entity ( T ) Refer to textbook page 112 , the last line in the page 8. A process with a sensitivity list can include a wait statment only in case the wait statment has no sensitivity clause (i.e. on c l a u s e ) ( F ) Refer to textbook page 68 lines 3 and 4 after the example in figure 3.3 II. Choose the correct answer 1. Which of the following is the most accurate statement about VHDL entities and architectures? a) A component can have many entity declarations and many architectures. b) A component can have many entity declarations but only one architecture. c) A component can have only one entity declaration and many alternative architectures. d) A component can have only one entity declaration and only one architecture. Refer to textbook page 9 lines 3 and 4 after the example in figure 1-7 2. Which of the following VHDL Objects provides a convenient mechanism for local storage by limiting scope to the process where they are declared. a)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 6

VHDLExam - Islamic University of Gaza Engineering faculty...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online