This preview shows pages 1–3. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: S3C44B0X RISC MICROPROCESSOR PRODUCT OVERVIEW 1-1 1 PRODUCT OVERVIEW INTRODUCTION SAMSUNG's S3C44B0X 16/32-bit RISC microprocessor is designed to provide a cost-effective and high performance micro-controller solution for hand-held devices and general applications. To reduce total system cost, S3C44B0X also provides the following: 8KB cache, optional internal SRAM, LCD controller, 2-channel UART with handshake, 4-channel DMA, System manager (chip select logic, FP/ EDO/SDRAM controller), 5-channel timers with PWM, I/O ports, RTC, 8-channel 10-bit ADC, IIC-BUS interface, IIS-BUS interface, Sync. SIO interface and PLL for clock. The S3C44B0X was developed using a ARM7TDMI core, 0.25 um CMOS standard cells, and a memory compiler. Its low-power, simple, elegant and fully static design is particularly suitable for cost-sensitive and power sensitive applications. Also S3C44B0X adopts a new bus architecture, SAMBA II (SAMSUNG ARM CPU embedded Microcontroller Bus Architecture). An outstanding feature of the S3C44B0X is its CPU core, a 16/32-bit ARM7TDMI RISC processor (66MHz) designed by Advanced RISC Machines, Ltd. The architectural enhancements of ARM7TDMI include the Thumb de-compressor, an on-chip ICE breaker debug support, and a 32-bit hardware multiplier. By providing a complete set of common system peripherals, the S3C44B0X minimizes overall system costs and eliminates the need to configure additional components. The integrated on-chip functions that are described in this document are as follows: • 2.5V Static ARM7TDMI CPU core with 8KB cache . (SAMBA II bus architecture up to 66MHz) • External memory controller. (FP/EDO/SDRAM Control, Chip Select logic) • LCD controller (up to 256 color DSTN) with 1-ch LCD-dedicated DMA. • 2-ch general DMAs / 2-ch peripheral DMAs with external request pins • 2-ch UART with handshake(IrDA1.0, 16-byte FIFO) / 1-ch SIO • 1-ch multi-master IIC-BUS controller • 1-ch IIS-BUS controller • 5-ch PWM timers & 1-ch internal timer • Watch Dog Timer • 71 general purpose I/O ports / 8-ch external interrupt source • Power control: Normal, Slow, Idle, and Stop mode • 8-ch 10-bit ADC. • RTC with calendar function. • On-chip clock generator with PLL. PRODUCT OVERVIEW S3C44B0X RISC MICROPROCESSOR 1-2 FEATURES Architecture • Integrated system for hand-held devices and general embedded applications. • 16/32-Bit RISC architecture and powerful instruction set with ARM7TDMI CPU core. • Thumb de-compressor maximizes code density while maintaining performance. • On-chip ICEbreaker debug support with JTAG-based debugging solution. • 32x8 bit hardware multiplier. • New bus architecture to implement Low-Power SAMBA II(SAMSUNG's ARM CPU embedded Micro-controller Bus Architecture)....
View Full Document
This note was uploaded on 11/23/2011 for the course CS Linux taught by Professor Linfang during the Summer '06 term at Fudan University.
- Summer '06