Lecture3

Lecture3 - ECE 124A VLSI Principles Lecture 3 Prof. Kaustav...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
Kaustav Banerjee Lecture 3, ECE 124A, VLSI Principles ECE 124A VLSI Principles Lecture 3 Prof. Kaustav Banerjee Electrical and Computer Engineering University of California, Santa Barbara E-mail: kaustav@ece.ucsb.edu
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Kaustav Banerjee Lecture 3, ECE 124A, VLSI Principles 2 NAND Gate PUN PDN Y A B A B 2 NMOS transistors must be in series…. 2 PMOS transistors must be in parallel….
Background image of page 2
Kaustav Banerjee Lecture 3, ECE 124A, VLSI Principles 3 De Morgan’s Law…. . CMOS NAND Implementation Y = A B = A + B
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Kaustav Banerjee Lecture 3, ECE 124A, VLSI Principles 4 CMOS 3-input NAND Implementation Y=0, when A=B=C=1 Hence, A, B, C are in series for the NMOS (pull-down network) Y=1, when A or B or C=0 Hence, A, B, C are in parallel for the PMOS (pull- up network)
Background image of page 4
Kaustav Banerjee Lecture 3, ECE 124A, VLSI Principles 5
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Kaustav Banerjee Lecture 3, ECE 124A, VLSI Principles 6 NOR Gate 2 PMOS must be in series…. . 2 NMOS must be in parallel….
Background image of page 6
Kaustav Banerjee Lecture 3, ECE 124A, VLSI Principles 7 CMOS NOR Implementation
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Kaustav Banerjee Lecture 3, ECE 124A, VLSI Principles 8 CMOS 3-input NOR Implementation
Background image of page 8
Kaustav Banerjee Lecture 3, ECE 124A, VLSI Principles
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 26

Lecture3 - ECE 124A VLSI Principles Lecture 3 Prof. Kaustav...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online