04378787

04378787 -...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ..................................................................................................................................................................................................................................................... R ESEARCH C HALLENGES FOR O N-C HIP I NTERCONNECTION N ETWORKS ..................................................................................................................................................................................................................................................... ON-CHIP INTERCONNECTION NETWORKS ARE RAPIDLY BECOMING A KEY ENABLING TECHNOLOGY FOR COMMODITY MULTICORE PROCESSORS AND SOCS COMMON IN CONSUMER EMBEDDED SYSTEMS. LAST YEAR, THE NATIONAL SCIENCE FOUNDATION INITIATED A WORKSHOP THAT ADDRESSED UPCOMING RESEARCH ISSUES IN OCIN TECHNOLOGY, DESIGN, AND IMPLEMENTATION AND SET A DIRECTION FOR RESEARCHERS IN THE FIELD. ...... VLSI technologys increased capa- bility is yielding a more powerful, more capable, and more flexible computing system on single processor die. The micro- processor industry is moving from single- core to multicore and eventually to many- core architectures, containing tens to hun- dreds of identical cores arranged as chip multiprocessors (CMPs). 1 Another equally important direction is toward systems on a chip (SoCs), composed of many types of processors on a single chip. Microprocessor vendors are also pursuing mixed approaches that combine multiple identical cores with different cores, such as the AMD Fusion processors combining multiple CPU cores and a graphics core. Whether homogeneous, heterogeneous, or hybrid, cores must be connected in a high-performance, flexible, scalable, de- sign-friendly manner. The emerging tech- nology that targets such connections is called an on-chip interconnection network (OCIN), also known as a network on chip (NoC), whose philosophy has been sum- marized as route packets, not wires. 2 Connecting components through an on- chip network has several advantages over dedicated wiring, potentially delivering high-bandwidth, low-latency, low-power communication over a flexible, modular medium. OCINs combine performance with design modularity, allowing the in- tegration of many design elements on a single die. Although the benefits of OCINs are substantial, reaching their full potential presents numerous research challenges. In 2006, the National Science Foundation initiated a workshop to identify these challenges and to chart a course to solve them. The conclusions we present here are the work of all the attendees of the workshop, held last December at Stanford University. All the presentation slides, posters, and videos of the workshop talks are available online at http://www.ece.ucdavis....
View Full Document

Page1 / 13

04378787 -...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online