lect.01

lect.01 - EEL 5722C Field-Programmable Gate Array Design...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EEL 5722C Field-Programmable Gate Array Design Lecture 1: Introduction Prof. Mingjie Lin
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Overview What is an FPGA? (simplified view) – LUT, routing architecture, interconnects, hard blocks, BRAMs, embedded processor cores, … Why are FPGAs interesting and important? – Technology itself – Lots of modern applications – Modern FPGAs’s bright future; huge potential for research Why take this course? Class mechanics – Administrative issues – Lecture topics Course projects – Design flow and tools, five self-contained FPGA projects
Background image of page 2
3 What is an FPGA? Field Programmable Gate Array from 10,000 Feet Above – 2D array of logic blocks interconnected with routing resource – LUTs implement any n -input logic functions ( n =4 in this case – Optional flip-flops for each LUT Static RAM bits used for configuration – Other configuration bits can be possible Most FPGAs provide carry-chains to accelerate addition
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 FPGA vs. CPU FPGA Virtex chip looks remarkably structured – Very dense and very regular “full-custom” Pentium chip somewhat more random in structure – Larger on-chip memory “cache” clearly visible FPGA CPU
Background image of page 4
5 FPGA: history Staggering logic capacity growth ( 10000x): FPGAs have tracked Moore's Law better than any other programmable device. Logic capacity only part of story: on-chip RAM, high-speed IOs, ”hard” function blocks,… Year Device Logic Cells Capacity 1985 XC2064 128 1024 2011 XC7v2000T 1,954,560 15,636,480
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 FPGA: State-of-Art courtesy of Xilinx
Background image of page 6
FPGA: State-of-Art FPGA is BIG! courtesy of Xilinx
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 18

lect.01 - EEL 5722C Field-Programmable Gate Array Design...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online