lect.11 - EEL 5722C Field-Programmable Gate Array Design...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EEL 5722C Field-Programmable Gate Array Design Lecture 11: FPGA Modern Application and Its Potential Prof. Mingjie Lin
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Overview General-purpose computing vs. Application-specific computing FPGA Applications – DSP acceleration – Bio-related applications
Background image of page 2
3 FPGAs become increasingly more main-stream Aerospace/Defense Broadcast Consumer HPC and storage Industrial/Scientific/ Medical Wired communication Wireless communication Automobile
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 General-Purpose Computing vs. Custom Computing FPGA vs. CPU General-purpose computing applying applications on a general-purpose computer. Custom computing applying applications on a custom-made application-specific hardware. Field-programmable devices make this into a reality. FPGA CPU
Background image of page 4
5 FPGAs as Computing Devices Typical procedure – Tailor the architecture to the application – Minimize or eliminate instruction interpretation – Exploit fine-grained parallelism – Map software to hardware Why is this interesting? – Some applications are poorly suited to microprocessor – VLSI “explosion” provides increasing resources – Hardware/Software – Relatively new research area
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Microprocessor-based Systems • Generalized to perform many functions well. • Operates on fixed data sizes. • Inherently sequential. Data Storage (Register File) ALU A B C 64
Background image of page 6
7 Temporal Computation Hardware resource time-multiplexed to implement the actions of the operators in the compute graph Close to a sequential processor/ software solution. Many in-between cases exist.
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 Spatial Computation Example: Grade=0.2
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/23/2011 for the course EEL 5722c taught by Professor Lin during the Spring '11 term at University of Central Florida.

Page1 / 22

lect.11 - EEL 5722C Field-Programmable Gate Array Design...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online