lect.19 - EEL 5722C Field-Programmable Gate Array Design...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EEL 5722C Field-Programmable Gate Array Design Lecture 19: Chip-Level: Configuration Architecture Prof. Mingjie Lin * Xilinx, Xapp151
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Overview Next Monday – Final projects (all files will be uploaded this week) – If you want your own, talk to me by this Friday. FPGA Configuration Architecture – Ideas and concepts – How
Background image of page 2
3 CLBs, IOBs, and Configurations Each Virtex device contains configurable logic blocks (CLBs), input-output blocks (IOBs), block RAMs, clock resources, programmable routing, and configuration circuitry Logic functions are configurable through the configuration bitstream Configuration bitstreams contain a mix of commands and data Configuration bitstreams can be read and written through one of the configuration interfaces on the device.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Configuring Virtex Devices Three means to program – the SelectMAP™ interface – master/slave serial interfaces – the Boundary-Scan interface The bitstream – a series of configuration commands and configuration data
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/23/2011 for the course EEL 5722c taught by Professor Lin during the Spring '11 term at University of Central Florida.

Page1 / 17

lect.19 - EEL 5722C Field-Programmable Gate Array Design...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online