lsli06

lsli06 - 06-1 06-1 Conversion To Logic Levels Problem:...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
06-1 06-1 Conversion To Logic Levels Problem: Convert a voltage or other quantity to a logic value. The electrical characteristics of a 0 and 1 vary with logic family. (Don’t assume ground is a 0 and 5 V is a 1 .) Will describe (plain) TTL and CMOS. 06-1 EE 4770 Lecture Transparency. Formatted 13:25, 23 December 1997 from lsli06. 06-1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
06-2 06-2 Plain TTL Logic Levels Introduction There are many varieties of TTL. Each has different electrical charac- teristics. Material here is for “plain” TTL. V CC A B AB 4 k Ohm 1.6 k Ohm 130 Ohm 1 k Ohm 06-2 EE 4770 Lecture Transparency. Formatted 13:25, 23 December 1997 from lsli06. 06-2
Background image of page 2
06-3 06-3 V CC A B AB 4 k Ohm 1.6 k Ohm 130 Ohm 1 k Ohm Input to gate is a transistor emitter. With 0 at input, current will be flowing out of input-transistor emit- ter. A 0 is at 0 . 4 V with current flowing to ground. This can be provided by a 250 Ω resistor to ground. With 1 at input, input transistor turned off, no current flows. A 1 must then be greater than 4 . 5V. This can be provided by a 50 kΩ resistor to V cc or 5 V. 06-3 EE 4770 Lecture Transparency. Formatted 13:25, 23 December 1997 from lsli06. 06-3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
06-4 06-4 Example A circuit having a push button should have a 1 output when the button is pressed and a 0 output at other times. The circuit below is all that’s needed. V CC A B AB 4 k Ohm 1.6 k Ohm 130 Ohm 1 k Ohm 06-4 EE 4770 Lecture Transparency. Formatted 13:25, 23 December 1997 from lsli06. 06-4
Background image of page 4
06-5 06-5 CMOS Logic Levels A B AB V DD CMOS circuits use pairs of complementary transistors. Input is applied to gate of transistors. Almost no direct current flows through gate. Input of 0 V for 0 and V DD for 1 . 06-5 EE 4770 Lecture Transparency. Formatted 13:25, 23 December 1997 from lsli06. 06-5
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
06-6 Error Error is the difference between an ideal (or correct) value and an actual value. Several different types of error can be measured. An error type can be expressed in several ways.
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 16

lsli06 - 06-1 06-1 Conversion To Logic Levels Problem:...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online