This preview shows pages 1–3. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: How do we set the clock at the best place? 10 Skewed Ideal EECS240 Lecture 24 11 Conceptual CDR 11 EECS240 Lecture 24 12 System Types (Source) Synchronous Same frequency &amp; phase Mesochronous Same frequency, unknown phase Plesiochronous Almost same frequency 12 * From EE371, Stanford University EECS240 Lecture 24 13 Linear (Hogge) Phase Detector EECS240 Lecture 24 14 Bang-Bang (Alexander) Phase Detector Edge clock T sym /2 away from data Derive early/late from data and edge samples: Dn: (d n != e n ) &amp; (d n-1 != d n ) Up: (d n == e n ) &amp; (d n-1 != d n ) 14 edge Clk data Clk d n e n V in...
View Full Document
This note was uploaded on 12/02/2011 for the course AR 107 taught by Professor Gracegraham during the Fall '11 term at Montgomery College.
- Fall '11