Day4 - Day4 Simple computer systems o Address bus o o o...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Day4 Simple computer systems o Address bus o Data bus o Memory o CPU Peripherals Register file Arithmetic/logic unit Bus interface Program counter or instruction pointer Fetch-Decode-Execute Cycle o Fetch: grab the instruction to be executed. It’s address is in the instruction pointer (IP) or Program Counter(PC) o Decode: figure out what instruction it is and what isto be done (e.g., this is an ADD inst. That needs two values from the register file) o Execute: do the real work and store the result somewhere Instruction Set Architecture (ISA) o Programmers view of the processor. It includes the following components Instruction set: the collection of instructions that are supported by the processor Register file: the programmer-visible storage within the processor Memory: the logical organization of the memory (again, programmer’s view) Operating modes: some processors have subsets of the instructions that are privileged based on being in a given “mode”
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 2

Day4 - Day4 Simple computer systems o Address bus o o o...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online