This preview shows page 1. Sign up to view the full content.
Unformatted text preview: %ecx %ecx + M[%ebx+%esi] o Scale dindexed addressing – index register can be scaled by 1, 2, 4, or 8 Movl $0x7f, (ebx, %edi, 2) M[%ebx+2*%edi] 0x7f • Full Form o Full form – literal (direct, base register, index register, scale are allowed Movl 0x50(%ebx, %esi, 4), %eax %eax M[0x50 + %ebx+4*%esi] o Form commonly output by dissasemblers: Addl name(,1), %ecx o...
View Full Document
This note was uploaded on 12/05/2011 for the course ENGINEERIN 131 taught by Professor Cytron during the Spring '11 term at Washington University in St. Louis.
- Spring '11
- Computer Science