Writeup Exp 4

Writeup Exp 4 - Mynda Songer EE 361-03 Logic Gates and...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Mynda Songer EE 361-03 Logic Gates and Flip-Flops Experiment 4 The NAND Gate A B F 0 0 1 0 1 1 1 0 1 1 1 0 Table 1: Truth Table for a NAND gate Figure 1: Plot of V in (above) and V out (below) for an inverter circuit using a NAND gate. The output does not change when the “A” input is allowed to “float” by disconnecting it from the 5 volt source.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Figure 2: Plot of V in (below) and V out (above) for the inverter circuit with a triangle wave input. The point of intersection is the only point when the output becomes a “1,” because it’s the only point where the input is a “0.”
Background image of page 2
Not S Not R Q Not Q 1 0 0 1 0 1 1 0 Table 2: Truth Table for an R-S Flip-Flop made from cross-coupled NAND gates. J-K Flip-Flops J K Q Not Q 0 0 0 1 Storage 0 1 0 1 Reset 1 0 1 0 Set 1 1 0 1 Toggle Table 3: Truth Table for an J-K Flip-Flop with each mode identified. Figure 3: Plot of Clock input (below) and Q output (above) for the frequency divider circuit with a J-K Flip-Flop in toggle mode (J=K=1). For the frequency divider circuit the output frequency (Q) is half of the Clock
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 4

Writeup Exp 4 - Mynda Songer EE 361-03 Logic Gates and...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online