{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Lec05b - COMP 4300 Computer Architecture 1 Single-Cycle...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
1 COMP 4300 Computer Architecture 1. Single-Cycle Datapath 2. Control Unit Design Dr. Xiao Qin Auburn University http://www.eng.auburn.edu/~xqin [email protected] Fall, 2010
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
2 Datapath Components for MIPS beq beq $R1, $R2, -100 if $R1==$R2 then PC = PC+4+4*(-100) else PC = PC+4 ReadRegister#1 ReadRegister#2 WriteRegister Data Port#1 Port#2 REGISTERS Instruction Memory P C address Inst. R1 R2 -100 beq ROM 16 SIGN-EXTEND 16 32 ALU zero ADD SHIFT LEFT 2 32 32
Background image of page 2
3 Datapath Connections for MIPS beq beq $R1, $R2, -100 if $R1==$R2 then PC = PC+4+4*(-100) else PC = PC+4 ReadRegister#1 ReadRegister#2 WriteRegister Data Port#1 Port#2 REGISTERS Instruction Memory P C address Inst. R1 R2 -100 beq ROM 16 SIGN-EXTEND 16 32 ALU zero ADD SHIFT LEFT 2 32 32 PC+4 To branch Control
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4 Complete Single-Cycle Datapath 5 5 16 RD1 RD2 RN1 RN2 WN WD RegWrite Register File Operation ALU 3 E X T N D 16 32 Zero RD WD MemRead Data Memory ADDR MemWrite 5 Instruction 32 M U X ALUSrc MemtoReg ADD <<2 RD Instruction Memory ADDR PC 4 ADD ADD M U X M U X PCSrc
Background image of page 4
5 5 5 16 RD1 RD2 RN1 RN2 WN WD RegWrite Register File Operation ALU 3 E X T N D 16 32 Zero RD WD MemRead Data Memory ADDR MemWrite 5 Instruction 32 M U X ALUSrc MemtoReg ADD <<2 RD Instruction Memory ADDR PC 4 ADD ADD M U X M U X PCSrc Complete Datapath Executing add add rd, rs, rt
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
6 5 5 16 RD1 RD2 RN1 RN2 WN WD RegWrite Register File Operation ALU 3 E X T N D 16 32 Zero RD WD MemRead Data Memory ADDR MemWrite 5 Instruction 32 M U X ALUSrc MemtoReg ADD <<2 RD Instruction Memory ADDR PC 4 ADD ADD M U X M U X PCSrc Complete Datapath Executing load lw rt,offset(rs)
Background image of page 6
7 5 5 16 RD1 RD2 RN1 RN2 WN WD RegWrite Register File Operation ALU 3 E X T N D 16 32 Zero RD WD MemRead Data Memory ADDR MemWrite 5 Instruction 32 M U X ALUSrc MemtoReg ADD <<2 RD
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}