CDA3101-L03-logic2-MSS

CDA3101-L03-logic2-MSS - 1 data output n control inputs...

Info iconThis preview shows pages 1–20. Sign up to view the full content.

View Full Document Right Arrow Icon
CDA 3101 Fall 2011 Introduction to Computer Organization Digital Logic “102” 26 August 2011 Mark Schmalz http://www.cise.ufl.edu/~mssz/CompOrg/Top-Level.html
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Overview Review of gates and truth tables Boolean algebra Complex logic circuits Combinational logic systems Clocking Memory elements
Background image of page 2
Transistors NOT gate (Inverter) Symbol Functional Behavior
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
NOT Gate NAND Gate Gate Symbol Truth Table
Background image of page 4
AND, OR, NOR Gates NOR
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Boolean Algebra Basic operators: OR (sum), AND (product), NOT Boolean laws:
Background image of page 6
Circuit Equivalence
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
The Majority Function M = f (A, B, C) M = ABC + ABC + ABC + ABC
Background image of page 8
Combinatorial Logic Many inputs and many outputs Outputs are uniquely determined by inputs Absence of memory elements Basic combinatorial circuits Multiplexers Demultiplexers Decoders Comparators
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Multiplexer 2 n data inputs
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 14
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 16
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 18
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 20
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 data output n control inputs Decoder n data inputs 2 n data outputs 3-to-8 decoder Comparator Two-Level Logic x PLA 12 inputs 6 outputs Clocks Clock period Edge-Triggered Clocking State Element 1 State Element 2 Combinational logic State Element Combinational logic NOR SR Latch State 0 State 1 Inputs S - set R - reset Outputs: Q and Q Clocked SR Latch Clocked D Latch D C Q D flip-flop D C Q C D Q D latch C D Q D latch C D Q Q Q Setup time hold time Conclusions Digital logic lowest level of CDA3101 worldview Digital logic circuits Made from building blocks (AND,OR,NOT,) Simple or Complex, Combinatorial Synchronous (clocked) or Asynchronous Know rules for Boolean Algebra Enjoy your weekend !!...
View Full Document

Page1 / 20

CDA3101-L03-logic2-MSS - 1 data output n control inputs...

This preview shows document pages 1 - 20. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online