{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}


TransmetaCrusoeProcessor-TechnicalDocument-2001 - Crusoe...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
7/5/2001 TM8PB-01 Crusoe Processor Model TM5800 Crusoe TM Processor Model TM5800 Features VLIW processor and x86 Code Morphing TM software provide x86-compatible mobile platform solution Processors fabricated in latest 0.13 µ process technology operate up to 800 MHz at very low power levels Standard product speeds of 667, 700, 733, and 800 MHz Integrated 64K-byte L1 instruction cache, 64K-byte L1 data cache, and 512K-byte L2 write-back cache Integrated northbridge core logic features facilitate compact system designs DDR SDRAM memory controller with 100-133 MHz, 2.5V interface SDR SDRAM memory controller with 100-133 MHz, 3.3V interface PCI bus controller (PCI 2.1 compliant) with 33 MHz, 3.3V interface LongRun TM advanced power management with ultra-low power operation extends mobile battery life 0.4-1.0 W @ 367-800 MHz, 0.9-1.3V running typical multimedia applications 150 mW in deep sleep Full System Management Mode (SMM) support Compact 474-pin ceramic BGA package is fully pin-compatible with existing TM5400 and TM5600 models The Transmeta Crusoe processor is an ultra-low power, high-speed microprocessor based on an advanced VLIW core architecture. When used in conjunction with Transmeta’s x86 Code Morphing software, the Crusoe processor provides x86-compatible software execution using dynamic binary code translation, without requiring code recompilation. In addi- tion to the VLIW core, the processor incorporates separate 64K-byte instruction and data caches, a large 512K-byte L2 write-back cache, 64-bit DDR SDRAM memory controller, 64-bit SDR SDRAM memory controller, and 32-bit PCI con- troller. These additional functional units, which are typically part of the core system logic that surrounds the microproces- sor, allow the Crusoe processor to provide a highly integrated and cost effective platform solution for the x86 mobile market. The processor core operates from a 0.9-1.3V supply, resulting in extremely low power consumption, even at high operating frequencies. With power consumption during typical operation as low as 150 milliwatts, the Crusoe processor is the most energy efficient high-performance x86-compatible mobile solution ever offered. Transmeta, Crusoe, Code Morphing, and LongRun are trademarks of Transmeta Corporation.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Transmeta Corporation Crusoe Processor 2 of 8 7/5/2001 1.0 Architecture The Crusoe processor incorporates integer and floating point execution units, separate instruction and data caches, a level-2 write-back cache, memory management unit, and multimedia instructions. In addition to these traditional processor features, the device integrates a DDR SDRAM memory controller, SDR SDRAM memory controller, PCI bus controller and serial ROM interface controller. These additional units are usually part of the core system logic that surrounds the microprocessor. The VLIW processor, in combination with Code Morphing software and the additional system core logic units, allow the Crusoe processor to provide a highly integrated, ultra-low power, high
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 8

TransmetaCrusoeProcessor-TechnicalDocument-2001 - Crusoe...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online