fe(4)

# fe(4) - Name Computer Architecture EE 4720 Final...

This preview shows pages 1–3. Sign up to view the full content.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Name Computer Architecture EE 4720 Final Examination 7 May 2009, 17:3019:30 CDT Alias Problem 1 (20 pts) Problem 2 (20 pts) Problem 3 (20 pts) Problem 4 (20 pts) Problem 5 (20 pts) Exam Total (100 pts) Good Luck! Problem 1: (20 pts) The MIPS implementation below, taken from the solution to last semesters final, includes hardware to implement an exception test instruction. Several wires on the diagram are broken with heavy solid lines and marked with Fx and a value (mostly ). These indicate potential fault locations. If there is no fault the wire acts normally, if there is a fault the wire is broken at the heavy line and the free half takes on the indicated value. For example, if fault Fa is present the bottom input to the OR gate is always zero however the ID/EX.we signal on the other side is unaffected. format&#13; immed&#13; IR&#13; Addr&#13; 25:21&#13; 20:16&#13; IF&#13; EX&#13; WB&#13; MEM&#13; rsv&#13; rtv&#13; IMM&#13; NPC&#13; ALU&#13; Addr&#13; Data&#13; Data&#13; Addr&#13; D In&#13; +1&#13; PC&#13; Mem&#13; Port&#13; Addr&#13; Data&#13; Out&#13; Addr&#13; Data&#13; In&#13; Mem&#13; Port&#13; Data&#13; Out&#13; rtv&#13; ALU&#13; MD&#13; dst&#13; dst&#13; dst&#13; Decode&#13; dest. reg&#13; NPC&#13; Int Reg File&#13; FP Reg File&#13; fd&#13; fd&#13; WF&#13; Addr&#13; Data&#13; D In&#13; WE&#13; Addr&#13; Addr&#13; Data&#13; fsv&#13; ftv&#13; 15:11&#13; 20:16&#13; M6&#13; we&#13; we&#13; Decode&#13; dest. reg&#13; ID&#13; A4&#13; fd&#13; we&#13; fd&#13; we&#13; A3&#13; A2&#13; A1&#13; M3&#13; M4&#13; M5&#13; xw&#13; fd&#13; we&#13; xw&#13; fd&#13; we&#13; xw&#13; M2&#13; M&#13; 1&#13; xw&#13; xw&#13; fd&#13; we&#13; uses FP mul&#13; uses FP add&#13; FP load&#13; Stall&#13; ID&#13; "0"&#13; "2"&#13; "1"&#13; 30&#13; 2&#13; "0"&#13; + 15:0&#13; 29:0&#13; 0&#13; 1&#13; 2&#13; is test&#13; e&#13; e&#13; 0&#13; 1&#13; 2&#13; 1b0&#13; t&#13; t&#13; Changes to stall for test insn.&#13; Logic to&#13; suppress&#13; WF if&#13; exception&#13; occurs&#13; before test.&#13; Fa&#13; 0&#13; Fb&#13; 0&#13; Fc&#13; 1&#13; The problem here is to detect which fault, if any, is present by running test programs. One test program, and a pipeline diagram, appears below. A handler has been set up that will set a goodException variable to 1 if register and memory values are as expected, otherwise it is set to -1. The goodException variable is initialized to 0 before each test....
View Full Document

## This note was uploaded on 12/11/2011 for the course EE 4720 taught by Professor Staff during the Fall '08 term at LSU.

### Page1 / 11

fe(4) - Name Computer Architecture EE 4720 Final...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online