hw02(2)

hw02(2) - LSU EE 4720 Homework 2 Due: 17 March 2010 Problem...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: LSU EE 4720 Homework 2 Due: 17 March 2010 Problem 1: The SPARC jmpl (jump and link) instruction adds the contents of two source registers or a register and an immediate, and jumps to that address. It also puts the address of the instruction in the destination register (usually to be used to compute a return address). For more information, find the description of jmpl in the SPARC V8 ISA description from the references linked to the course home page. In this problem a similar instruction (or instructions) will be added to MIPS. Like the SPARC jmpl , the MIPS variant can jump to a target determined by the sum of two registers or a register and an immediate, while the address of the instruction is saved in the destination register. (Note that the saved address is different than the address saved by MIPS’ jalr and jal instructions. Be sure to save the address indicated by the SPARC definition.) ( a ) Show how the MIPS version of these instruction(s) can be encoded. Show a format for the instruction, using the descriptions in the MIPS32 Architecture Volume II (linked to the references...
View Full Document

This note was uploaded on 12/11/2011 for the course EE 4720 taught by Professor Staff during the Fall '08 term at LSU.

Page1 / 2

hw02(2) - LSU EE 4720 Homework 2 Due: 17 March 2010 Problem...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online