{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Chapter3_3 - Chapter 3(Lect 3 Gate-Level Minimization NAND...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Chapter 3 (Lect 3) Gate-Level Minimization NAND and NOR Implementation NAND Circuits NOR Circuits XOR and Parity Checking
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
In most cases digital circuits are constructed using NAND and NOR gates rather than AND and OR gates NAND and NOR gates are simpler to manufacture lower cost take up less real estate Any of the three primitive logic operations, AND, OR, and NOT can be constructed using NAND or NOR gates We will develop a system to go from a AND, OR, NOT circuit representation to the NAND and NOR representations
Background image of page 2
NAND Representations F= F= F=
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
NOR Representations F= F= F=
Background image of page 4