Chapter6_1 - Chapter 6 (Lect 1) Registers Definitions...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Chapter 6 (Lect 1) Registers Definitions Parallel Load Shift Register (Serial Load) Universal Shift Register Serial adders
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Circuits that include flip-flops are typically describe by their function and not the name “sequential circuit” Register: A group of n flip-flops, and combinational logic, each capable of storing one bit of information. So an n-bit register can store n-bits of information Types Parallel load -- all bits transferred on one clock cycle Shift register (serial load) -- bits transferred one per clock cycle right shift -- most significant register bit is shifted in left shift -- least significant register bit is shifted in Universal shift register
Background image of page 2
4-bit Register A 3 A 2 A 1 A 0 Clk D R Clk D R Clk D R Clk D R I 3 I 2 I 1 I 0 clock reset Q Q Q Q
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4-bit Register Parallel load control What happens when control = 0, control = 1 DataSheet I 3 I 2 I 1 I 0 A 3 A 2 A 1 A 0 Clk D Clk D Clk D Clk D clock Q Q Q Q
Background image of page 4
4-bit shift register serial input 0101 clock
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 13

Chapter6_1 - Chapter 6 (Lect 1) Registers Definitions...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online