Chapter7_1 - Chapter 7 (Lect 1) Programmable Logic Devices...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Chapter 7 (Lect 1) Programmable Logic Devices Read only memory (ROM) Configuration, types, and programming Programmable Logic Array Programmable Array Logic Other Info
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Programmable Logic Device (PLD): an integrated circuit with programmable gates that include AND and OR arrays. Three major types: inputs outputs Fixed AND array (decoder) Programmable OR array PROM - programmable read only memory inputs outputs Programmable AND array Fixed OR array PAL - programmable array logic inputs outputs Programmable AND array Programmable OR array PLA - programmable logic array
Background image of page 2
ROM: Read Only Memory , that contains embedded binary information. The information is retained even when the device is powered off. 2 k x n ROM k-inputs (addresses) n-outputs (data) The k-inputs represent the addresses where the information is stored for the outputs Each k-bit address represents a n-bit word 16 x 4 ROM: contains 16 4-bit words, k = 4 32 x 8 ROM: contains 32 8-bit words, k = 5 Internally the ROM can be pictured as a decoder and OR gated
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Note each OR gate is connected to all 16 decoder outputs, the connections are referred to as cross-points. Customary to use an “x” to denote an
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 11

Chapter7_1 - Chapter 7 (Lect 1) Programmable Logic Devices...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online