Chapter10and3_1 - Chapter 10 (Lect 1) Logic Families Most...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Chapter 10 (Lect 1) Logic Families Most common A look inside MOSFETS CMOS Gate Characteristics Fan-Out Power Dissipation Propagation Delay Noise Margin
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Logic Families – specifies circuit technology and characteristics Most common families: TTL (transistor-transistor logic): Standard BJT transistors, popular 5 volt logic, inexpensive. ECL (emitter-coupled logic): Variation of BJT, High speed, 5 volt logic, requires high power draw CMOS (complementary metal-oxide semiconductor): Low power consumption, ~ 3 to 18 volt range, small footprint, circuit consist of n- channel and p-channel MOSFET devices
Background image of page 2
MOSFET Metal-Oxide Semiconductor Field-Effect Transistor Although TTL and other logic families are used frequently in piece work and system designs, CMOS is used in microprocessor, microcontroller, memory …. . technology. Requires lower power consumption Has a small footprint = higher device density CMOS (Complementary Metal-Oxide Semiconductor) is constructed from two MOS transistors. n-type p-type It is really a CMOS circuit consisting of both nMOS and pMOS
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
n-channel MOS: Apply + potential at gate: controls conduction between drain and source for applied potential. Channel exhibits resistance and capacitance, influences power draw and RC timing constant p-channel MOS: Apply - potential at gate: controls conduction between drain and source for applied potential. Channel exhibits resistance and capacitance, influences power draw and RC timing constant D S G S G D n n drain source gate p-type + P P drain source gate n-type +
Background image of page 4
CMOS inverter: n-chan F V G (logic level) V S p-chan S S The fundamental building block Place positive test probe at gate, use negative test probe at source points to determine gate-to-source potentials.
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 22

Chapter10and3_1 - Chapter 10 (Lect 1) Logic Families Most...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online