Silberschatz, Galvin and Gagne 2002 2.1 Operating System Concepts Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection General System Architecture
Silberschatz, Galvin and Gagne 2002 2.2 Operating System Concepts Computer-System Architecture
Silberschatz, Galvin and Gagne 2002 2.3 Operating System Concepts Computer-System Operation I/O devices and the CPU can execute concurrently. Each device controller is in charge of a particular device type. Each device controller has a local buffer. CPU moves data from/to main memory to/from local buffers I/O is from the device to local buffer of controller. Device controller informs CPU that it has finished its operation by causing an interrupt .
Silberschatz, Galvin and Gagne 2002 2.4 Operating System Concepts Common Functions of Interrupts Interrupt transfers control to the interrupt service routine generally, through the interrupt vector , which contains the addresses of all the service routines. Interrupt architecture must save the address of the interrupted instruction. Incoming interrupts are disabled while another interrupt is being processed to prevent a lost interrupt . A trap is a software-generated interrupt caused either by an error or a user request. An operating system is interrupt driven.
Silberschatz, Galvin and Gagne 2002 2.5 Operating System Concepts Interrupt Handling The operating system preserves the state of the CPU by storing registers and the program counter. Determines which type of interrupt has occurred: polling vectored interrupt system Separate segments of code determine what action should be taken for each type of interrupt
Silberschatz, Galvin and Gagne 2002 2.6 Operating System Concepts Interrupt Time Line For a Single Process Doing Output
Silberschatz, Galvin and Gagne 2002 2.7 Operating System Concepts I/O Structure After I/O starts, control returns to user program only upon I/O completion.
You've reached the end of your free preview.
Want to read all 30 pages?
- Winter '18
- Central processing unit, Interrupt handler, Gagne, General System Architecture, Determines