lecture13 - ECE 4514 Digital Design II Spring 2008 Lecture...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECE 4514 Digital Design II Spring 2008 Lecture 13: Logic Synthesis Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 13: Logic Synthesis A Tools/Methods Lecture Patrick Schaumont Second half of Digital Design II 9 10-Mar-08 L13 (T) Logic Synthesis PJ2 13-Mar-08 L14 (D) FPGA Technology 10 18-Mar-08 No Class (Instructor on Conference) PJ3 20-Mar-08 L15 (D) Control in FPGA 11 25-Mar-08 L16 (T) Memory and Datapath in FPGA PJ4 27-Mar-08 L17 (D) Design of a Reed Solomon Coder 12 01-Apr-08 L18 (T) Optimizing Area Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 13: Logic Synthesis 03-Apr-08 L19 (T) Optimizing Speed 13 08-Apr-08 L20 (D) Timing Analysis and Simulation PJ5 10-Apr-08 L21 (L) Tasks and Functions, PLI 14 15-Apr-08 L22 (T) Testing and Verification 17-Apr-08 L23 (D) Design of a RISC Processor 15 22-Apr-08 Project Discussion/Presentation 24-Apr-08 Project Discussion/Presentation 16 29-Apr-08 R2 Review Lecture 05-May-08 Final Exam How to write Verilog for FPGA Synthesis 9 10-Mar-08 L13 (T) Logic Synthesis PJ2 13-Mar-08 L14 (D) FPGA Technology 10 18-Mar-08 No Class (Instructor on Conference) PJ3 20-Mar-08 L15 (D) Control in FPGA 11 25-Mar-08 L16 (T) Memory and Datapath in FPGA PJ4 27-Mar-08 L17 (D) Design of a Reed Solomon Coder 12 01-Apr-08 L18 (T) Optimizing Area Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 13: Logic Synthesis 03-Apr-08 L19 (T) Optimizing Speed 13 08-Apr-08 L20 (D) Timing Analysis and Simulation PJ5 10-Apr-08 L21 (L) Tasks and Functions, PLI 14 15-Apr-08 L22 (T) Testing and Verification 17-Apr-08 L23 (D) Design of a RISC Processor 15 22-Apr-08 Project Discussion/Presentation 24-Apr-08 Project Discussion/Presentation 16 29-Apr-08 R2 Review Lecture 05-May-08 Final Exam How to Optimize the Synthesis Results 9 10-Mar-08 L13 (T) Logic Synthesis PJ2 13-Mar-08 L14 (D) FPGA Technology 10 18-Mar-08 No Class (Instructor on Conference) PJ3 20-Mar-08 L15 (D) Control in FPGA 11 25-Mar-08 L16 (T) Memory and Datapath in FPGA PJ4 27-Mar-08 L17 (D) Design of a Reed Solomon Coder 12 01-Apr-08 L18 (T) Optimizing Area Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 13: Logic Synthesis 03-Apr-08 L19 (T) Optimizing Speed 13 08-Apr-08 L20 (D) Timing Analysis and Simulation PJ5 10-Apr-08 L21 (L) Tasks and Functions, PLI 14 15-Apr-08 L22 (T) Testing and Verification 17-Apr-08 L23 (D) Design of a RISC Processor 15 22-Apr-08 Project Discussion/Presentation 24-Apr-08 Project Discussion/Presentation 16 29-Apr-08 R2 Review Lecture 05-May-08 Final Exam How to write better Testbenches 9 10-Mar-08 L13 (T) Logic Synthesis PJ2 13-Mar-08 L14 (D) FPGA Technology 10 18-Mar-08 No Class (Instructor on Conference) PJ3 20-Mar-08 L15 (D) Control in FPGA 11 25-Mar-08 L16 (T) Memory and Datapath in FPGA PJ4 27-Mar-08 L17 (D) Design of a Reed Solomon Coder 12 01-Apr-08 L18 (T) Optimizing Area Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 13: Logic Synthesis 03-Apr-08 L19 (T) Optimizing Speed...
View Full Document

This note was uploaded on 12/24/2011 for the course ECE 4514 taught by Professor Staff during the Fall '08 term at Virginia Tech.

Page1 / 53

lecture13 - ECE 4514 Digital Design II Spring 2008 Lecture...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online