Lecture14 - ECE 4514 Digital Design II Spring 2008 Lecture 14 The Spartan 3E FPGA Patrick Schaumont ECE 4514 Digital Design II Lecture 14 The

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 4514 Digital Design II Spring 2008 Lecture 14: Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA The Spartan 3E FPGA Patrick Schaumont
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
FPGA Internals: The Spartan 3ES500 FPGA b The internals of an FPGA s focus on the Spartan 3ES500 FPGA b Objectives: s Understand how an FPGA can implement arbitrary circuits written in Verilog s Identify important metrics of FPGA capacity and features Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA s Understand FPGA 'speak' used by design tools: LUT, LC, BRAM, DCM, IOB, . . b Two important documents for the Spartan 3E FPGA s 'Spartan 3E Family Complete Datasheet' s 'Spartan 3 User Guide'
Background image of page 2
Spartan 3 b 5 programmable elements in a regular network Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Spartan 3 b 5 programmable elements in a regular network Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA 1. CLB Implement gates and flipflops
Background image of page 4
Spartan 3 b 5 programmable elements in a regular network Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA 2. Input/Output Blocks Provide off-chip connectivity
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Spartan 3 b 5 programmable elements in a regular network Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA 3. Block RAM On-chip 18-KBit Static RAM storage
Background image of page 6
Spartan 3 b 5 programmable elements in a regular network Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA 4. Multiplier Hardwired 18x18 Multiplier Cell
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Spartan 3 b 5 programmable elements in a regular network Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA 5. DCM Digital Clock Manager for Clock generation and distribution
Background image of page 8
Spartan 3 b 5 programmable elements in a regular network Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA Interconnections Programmable Interconnection Network is a vital part to FPGA
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Spartan 3 b In this lecture we discuss two elements s CLB s Interconnection Network b Other elements will be discussed later s BRAM Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA s Multiplier s IOB s DCM
Background image of page 10
CLB = Configurable Logic Block b 4 'Slices' per CLB b Each slice can work as logic (gates + flip-flop), distributed RAM, or shift register b Switch Matrix connects to FPGA network Patrick Schaumont Spring 2008 ECE 4514 Digital Design II Lecture 14: The Spartan 3E FPGA
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/24/2011 for the course ECE 4514 taught by Professor Staff during the Fall '08 term at Virginia Tech.

Page1 / 43

Lecture14 - ECE 4514 Digital Design II Spring 2008 Lecture 14 The Spartan 3E FPGA Patrick Schaumont ECE 4514 Digital Design II Lecture 14 The

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online